

# MEMORY CIRCUIT HAVING BLOCK ADDRESS SWITCHING FUNCTION

Publication number: JP2003045196

Publication date: 2003-02-14

Inventor: IKEDA MITSUTAKA; NAKAI TSUTOMU; YAMASHITA KOJI; KURITA TOSHIYUKI

Applicant: FUJITSU LTD

Classification:

- international: G06F12/16; G11C16/06; G11C29/00; G11C29/04;  
G06F12/16; G11C16/06; G11C29/00; G11C29/04;  
(IPC1-7): G11C29/00; G06F12/16; G11C16/06

- european: G11C29/00R6; G11C29/00R12

Application number: JP20010234664 20010802

Priority number(s): JP20010234664 20010802

Also published as:




US6625071 (B2)

US2002105840 (A1)

Report a data error here

## Abstract of JP2003045196

**PROBLEM TO BE SOLVED:** To relieve a defective memory cell by using effectively a memory cell region in a chip and to enable accessing by varying sequentially an address from the outside even when relieving the defective memory cell. **SOLUTION:** In a memory circuit in which a defective cell can be relieved, the circuit has a plurality of memory blocks MB having respectively a plurality of memory cells, a region 16 storing a block address of a defective memory block having a defective cell, and a comparison circuit comparing a block address to be accessed with a block address of a defective memory block and detecting access to the defective memory block. And when the comparison circuit detects access to the defective memory block, the defective memory block is replaced by a memory block of the highest order address (or the lowest order address) out of a plurality of the memory blocks. When a plurality of defective memory blocks exist, they are replaced successively from the most significant bit (or the least significant bit) as switching memory blocks.



Data supplied from the esp@cenet database - Worldwide



## PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2003045196 A

(43) Date of publication of application: 14.02.2003

(51) Int. Cl. G11C 29/00  
G06F 12/16, G11C 16/06

(21) Application number: 2001234664  
(22) Date of filing: 02.08.2001

(71) Applicant: FUJITSU LTD  
(72) Inventor: IKEDA MITSUTAKA  
NAKAI TSUTOMU  
YAMASHITA KOJI  
KURITA TOSHIYUKI

(54) MEMORY CIRCUIT HAVING BLOCK ADDRESS  
SWITCHING FUNCTION

significant bit) as switching memory blocks.

COPYRIGHT: (C)2003,JPO

(57) Abstract:

**PROBLEM TO BE SOLVED:** To relieve a defective memory cell by using effectively a memory cell region in a chip and to enable accessing by varying sequentially an address from the outside even when relieving the defective memory cell.

**SOLUTION:** In a memory circuit in which a defective cell can be relieved, the circuit has a plurality of memory blocks MB having respectively a plurality of memory cells, a region 16 storing a block address of a defective memory block having a defective cell, and a comparison circuit comparing a block address to be accessed with a block address of a defective memory block and detecting access to the defective memory block. And when the comparison circuit detects access to the defective memory block, the defective memory block is replaced by a memory block of the highest order address (or the lowest order address) out of a plurality of the memory blocks. When a plurality of defective memory blocks exist, they are replaced successively from the most significant bit (or the least




図1の記憶装置の形態